Search or add a thesis

Advanced Search (Beta)
Home > Implementation and Simulation of Viterbi Decoder Using Fpga and Simulation of Reed Solomon Using Matlab

Implementation and Simulation of Viterbi Decoder Using Fpga and Simulation of Reed Solomon Using Matlab

Thesis Info

Author

Syed Kashif Iqbal

Supervisor

Syed Shahzad Shah

Department

Department of Computer Engineering

Program

BS

Institute

COMSATS University Islamabad

Institute Type

Public

City

Islamabad

Province

Islamabad

Country

Pakistan

Thesis Completing Year

2004

Thesis Completion Status

Completed

Subject

Computer Engineering

Language

English

Added

2021-02-17 19:49:13

Modified

2023-01-06 19:20:37

ARI ID

1676719768625

Similar

Similar News

Similar Articles

Similar Article Headings