Search or add a thesis

Advanced Search (Beta)
Home > Low Power and Area Efficient Low Density Parity Check Ldpc Code for Field Programmable Gate Array Fpga

Low Power and Area Efficient Low Density Parity Check Ldpc Code for Field Programmable Gate Array Fpga

Thesis Info

Author

Ahmed Butt

Supervisor

Sohaib Ayyaz Qazi

Department

Department of Electrical Engineering

Program

BET

Institute

COMSATS University Islamabad

Institute Type

Public

City

Islamabad

Province

Islamabad

Country

Pakistan

Thesis Completing Year

2015

Thesis Completion Status

Completed

Subject

Electrical Engineering

Language

English

Added

2021-02-17 19:49:13

Modified

2023-02-17 21:08:06

ARI ID

1676720303757

Similar

Similar News

Similar Articles

Similar Article Headings