Search or add a thesis

Advanced Search (Beta)
Home > Fpga based architecture for STM-1 core development and clock synchronization

Fpga based architecture for STM-1 core development and clock synchronization

Thesis Info

Author

Salman Waheed

Supervisor

Jawad Ali Shah

Department

Department of Electrical Engineering

Program

MS

Institute

International Islamic University

Institute Type

Public

City

Islamabad

Province

Islamabad

Country

Pakistan

Thesis Completing Year

2018

Thesis Completion Status

Completed

Page

81

Subject

Electrical Engineering

Language

English

Other

MS 621.316 SAF

Added

2021-02-17 19:49:13

Modified

2023-01-06 19:20:37

ARI ID

1676722427756

Similar


Loading...
Loading...

Similar News

Loading...

Similar Articles

Loading...

Similar Article Headings

Loading...