Search or add a thesis

Advanced Search (Beta)
Home > An Efficient Look-Up-Table Implementation Of AES USING Virtex-5 FPGA

An Efficient Look-Up-Table Implementation Of AES USING Virtex-5 FPGA

Thesis Info

Author

Dur-E-Shahwar Kundi

Program

MS

Institute

National University of Sciences & Technology

Institute Type

Public

City

Islamabad

Province

Islamabad

Country

Pakistan

Thesis Completing Year

2009

Subject

Science & Technology

Language

English

Added

2021-02-17 19:49:13

Modified

2023-01-06 19:20:37

ARI ID

1676729333907

Similar

Similar Thesis

Showing 1 to 20 of 100 entries
TitleAuthorSupervisorDegreeInstitute
An Efficient Look-Up-Table Implementation Of AES USING Virtex-5 FPGA
Dur-E-Shahwar Kundi
MS
National University of Sciences & Technology, Islamabad, Pakistan
Fpga Implementation Aes Algorithm
Alia Rehman, Rabia Shafqat
Amna Qureshi
BS
COMSATS University Islamabad, Islamabad, Pakistan
Implementation of AES encryptor/decryptor on FPGA
Ejaz Ahmad
Haris Anis
BS
International Islamic University, Islamabad, Pakistan
Primitive level implementation of AES on FPGA
Kanwal Aslam
MS
National University of Sciences & Technology, Islamabad, Pakistan
Area And Resource Efficient Architecture For AES On FPGA
Saleha Zaka
MS
National University of Sciences & Technology, Islamabad, Pakistan
Implementation of an Audio Processing and Displaying Unit Using Fpga
Ahsan Saadat, Arsalan Mosood
Amna Qureshi
BS
COMSATS University Islamabad, Islamabad, Pakistan
Hardware efficient implementation of lossless data compression on FPGA
Fasihullah Khan
Muhammad Haris Anis
BS
International Islamic University, Islamabad, Pakistan
AES implementation using hardware/software Co- design approach
Ms Ayesha Waris
MS
National University of Sciences & Technology, Islamabad, Pakistan
Designing and Implementation of Power Meter Using FPGA.
Waqar Ahmed Buriro
Farida Memon
Mehran University of Engineering and Technology, Jamshoro, Pakistan
The Compact Implementation of SHA-3 Using FPGA
Slia Arshad
MS
National University of Sciences & Technology, Islamabad, Pakistan
Implementation of Naïve Bayes Classifier on hardware Using FPGA
Nauman Memon
MS
National University of Sciences & Technology, Islamabad, Pakistan
Implementation of low Frequency RF Jammer Circuit in an FPGA
Cdr Khawar Jamal
MS
National University of Sciences & Technology, Islamabad, Pakistan
An Optimized Hardware implementation of support vector machine on FPGA
Abdul Hafeez
MS
National University of Sciences & Technology, Islamabad, Pakistan
Design and Implementation of Integer Vector Processor Using Vhdlon Fpga
Sana Elahi and Sidra Saleem
Shahzad Asif
BCE
COMSATS University Islamabad, Islamabad, Pakistan
Implementation of Aes Algorithm on Dsp Kit
Ammar Barya, Farwa Ali Syed
Amna Qureshi
BS
COMSATS University Islamabad, Islamabad, Pakistan
Implementation of Convolutional Encoder and Viteribi Decoder Using Matlab and Fpga
Noor-Ul-Ain Bashir, Sarah Rehman
Shahrukh Agha
BS
COMSATS University Islamabad, Islamabad, Pakistan
Implementation of an efficient and economic rake reciever in Matlab
Naqvi, Syed Ali Gohar
BS
International Islamic University, Islamabad, Pakistan
Implementation and Simulation of Viterbi Decoder Using Fpga and Simulation of Reed Solomon Using Matlab
Syed Kashif Iqbal
Syed Shahzad Shah
BS
COMSATS University Islamabad, Islamabad, Pakistan
Fpga Implementation of Systolic Array Processor
Qadir, Muhammad
Syed Irfan Ahmed
BET
COMSATS University Islamabad, Islamabad, Pakistan
Implementation of Coedic Algorithm on Fpga
Sharjeel Abrar
Shahzad Asif
BCE
COMSATS University Islamabad, Islamabad, Pakistan
TitleAuthorSupervisorDegreeInstitute
Showing 1 to 20 of 100 entries

Similar News

Similar Articles

Similar Article Headings